Custom riscv core debugging

How is this different to what’s asked in Not board, devkit or etc. just want to add riscv core to pio and i want to observe the registers? Please follow the recommendations and discussion there.